Welcome To Technically Speaking, Inc
Cart 0
Technically Speaking, Inc - Patricia Townsend Culverson, Patricia Townsend, Technically Speaking Inc

Technically Speaking, Inc

How to Design a High-Speed Memory Interface


Course Description

This course teaches hardware designers who are new to high-speed memory I/O to design a memory interface in Xilinx FPGAs. It introduces designers to the basic concepts of high-speed memory I/O design, implementation, and debug using Xilinx 7 series FPGAs.

Additionally, students will learn about the tools available for high-speed memory interface design, debug, and implementation of high-speed memory interfaces.
The major memory types covered are DDR2 and DDR3. The following memory types are covered on demand: RLDRAMII, LPDDR2, and QDRII+. Labs are available for DDR3 on the Kintex®-7 FPGA KC705 board.

Course Outline

Day 1

  • Course Introduction
  • 7 Series FPGAs Overview
  • Memory Devices Overview
  • 7 Series Memory Interface Resources
  • Memory Controller Details and Signals
  • MIG Design Generation
    • Lab 1: MIG Core Generation
      • MIG Design Simulation
        • Lab 2: MIG Design Simulation
        Day 2
            • Memory Design Implementation
            • Lab 3: MIG Design Implementation
            • Memory Interface Test and Debugging
            • Lab 4: MIG Design Debugging
            • MIG in Embedded Designs
            • Lab 5: MIG in IP Integrator
            • Memory Interface Board-Level Design
            • DDR3 PCB Simulation (optional)
            • Lab 6: DDR3 Signal Integrity Simulation (optional)
            Lab Descriptions
            • Lab 1: MIG Core Generation Create a DDR3 memory controller using the Memory Interface Generator (MIG) in the Vivado IP catalog. Customize the soft core memory controller for the board.
            • Lab 2: MIG Design Simulation Simulate the memory controller created in Lab 1 using the Vivado simulator or Mentor Graphics QuestaSim simulator.
            • Lab 3: MIG Design Implementation Implement the memory controller created in the previous labs. Modify constraints, synthesize, implement, create the bitstream, program the FPGA, and check the functionality.
            • Lab 4: MIG Design Debugging Debug the memory interface design utilizing the Vivado logic analyzer.
            • Lab 5: MIG in IP Integrator Use the block design editor to include the MIG IP in a given processor design.
            • Lab 6: DDR3 Signal Integrity Analysis Learn basic signal analysis options to check waveforms and design optimization (optional).

            * This course focuses on the 7 series architecture. Check with your local Authorized Training Provider for the specifics of the in-class lab board or other customizations.
            After completing this comprehensive training, you will have the necessary skills to:

            • Identify the FPGA resources required for memory interfaces

            • Describe different types of memories

            • Utilize Xilinx tools to generate memory interface designs

            • Simulate memory interfaces with the Xilinx Vivado simulator

            • Implement memory interfaces

            • Identify the board design options for the realization of memory interfaces

            • Test and debug your memory interface design

            • Run basic memory interface signal integrity simulations

            Share this Product

            More from this collection

            Recently Viewed Items